Introduction
Three-dimensional (3D) system integration is one of the promising candidates for the next-generation LSI systems. In 3D system integration, LSI chips are stacked and they communicate through vertical inter-chip link. Development of wide-band inter-chip link is the key factor to realize high-performance 3D system integration. Inductivecoupling link was reported as a high-performance inter-chip link [1] . Figure 1 shows the 3D system integration using inductive-coupling link. Each stacked chip has on-chip metal inductors and they are inductively-coupled. High coupling coefficient enables high-performance inductive-coupling link. However, usual accuracy of alignment in commercial mass-production is about 10 m, and misalignment attenuates the coupling coefficient. To estimate misalignment tolerance, the attenuation should be modeled and analyzed. By designing based on this analysis, it becomes possible to develop high-yield inductive-coupling link.
In this research, misalignment tolerance in inductive-coupling is theoretically analyzed. To verify the accuracy of the analysis, we fabricated test chip in 65 nm CMOS and measured the misalignment tolerance. Comparison among theoretical analysis, numerical simulations and measured results was carried out.
Theoretical Analysis and Simulation
At first, to simplify the analysis, self inductances of inductors are kept to be constant, same as constant magnetic field scaling [2] . To keep this self inductance constant, number of turns is adjusted depending on the each inductor's diameter. Pulse width is also kept to be constant for the timing margin to be constant. Under above conditions, received voltage is proportional to the coupling coefficient [3] . Coupling coefficient, which is determined by communication distance and diameter of transceiver inductors, is reduced by misalignment since it makes communication distance large equivalently as shown in Fig. 2 . To compensate this reduction, transmitter power should be increased. Normalized required transmitter power (P'/P) can be approximated as below. 
Note that P' and P are the transmitter powers in the case with and without misalignment, respectively. Z' and Z are the equivalent communication distances with and without misalignment, respectively. D is the average between outer and inner diameter of inductors. X is the value of misalignment.
From the above theoretical analysis, we can get the relationship between design parameters and misalignment, which is shown in Fig. 3 . By referring to this figure, parameter design with taking misalignment into consideration becomes possible. In Fig. 3 , the region where Eq. (1) is valid can be considered as the following discussions. As shown in Fig. 3 , there are points where magnetic filed lines change the vertical direction. If the directions of all magnetic field lines in the receiver inductor are same, the Eq. (1) is valid. Such points were calculated from the simulation by electro-magnetic solver and plotted in Fig. 3 . When Z/ X is more than approximately 0.8, Eq. (1) gives accurate value. Figure 4 depicts the stacked chip microphotograph for this study. Test chips were designed and fabricated in 65 nm CMOS technology. As shown in Fig. 4 , receiver chip is stacked on the transmitter chip with face-to-back implementation. The chip thickness is 50 m and communication distance is 70 m including an adhesive layer, which can be used in the mass-produced wafer-thinning technology [4] . Figure 5 illustrates the test chip configuration. Transmitter inductors and receiver inductors are arranged with different pitches to make a misalignment.
Test chip Design

Measurement Results
Measured and simulated transmitter power dependence on the misalignment is shown in Fig. 6 . In this figure, the power dissipation is normalized by that without misalignment. In usual condition (D=80 m, Z=70 m), 16 m of misalignment, while 10 m is available in commercial mass production, can be compensated with increasing transmitter power by only 6%. It means that misalignment is less serious than process variations. On the other hand, through-Si via (TSV) technology requires alignment accuracy of 1 m [5] . Measured results match well with both simulation results from electro-magnetic solver and calculated results from the Eq. (1). As mentioned previously, Eq. (1) does not cover all of region. The gap between measured and calculated results becomes larger as the result curves approach 
Conclusions
In this work, the analysis on misalignment tolerance in inductive-coupling inter-chip link was introduced. By comparing the analysis with the measured result, the analysis was found to be accurate. The analysis and measured results show that misalignment tolerance of inductive-coupling link is high enough to keep the performance under the existence of misalignment in usual condition. Fig. 1 . Concept of the 3D system integration using inductive-coupling inter-chip link. 
